index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

FDSOI Writing Internet of Things Dual-rail with Precharge Logic DPL Security services Sensors SoC FPGA DRAM Robustness Information leakage Magnetic tunnel junction Temperature sensors Confusion coefficient Field Programmable Gates Array FPGA Fault injection attack Application-specific VLSI designs Differential power analysis DPA Side-channel attacks SCA Differential Power Analysis DPA Coq Reliability Field programmable gate arrays Linearity PUF Countermeasure Estimation Transistors Energy consumption Dynamic range Random access memory OCaml Lightweight cryptography Security Masking CRT MRAM Side-channel attacks GSM Cryptography Magnetic tunneling STT-MRAM Hardware Convolution Resistance Elliptic curve cryptography Reverse engineering Randomness Electromagnetic 3G mobile communication Countermeasures Fault injection Receivers Circuit faults Side-Channel Attacks Formal methods SCA Side-channel attack Masking countermeasure Security and privacy Aging Reverse-engineering Computational modeling Gem5 EMFI Voltage Side-channel analysis Routing Signal processing algorithms Training Logic gates Hardware security Intrusion detection Asynchronous Protocols Filtering Power-constant logic Process variation Side-Channel Analysis SCA TRNG Image processing Switches AES Neural networks Formal proof RSA Spin transfer torque Steadiness Simulation Power demand ASIC Machine learning Fault attacks Costs Mutual Information Analysis MIA Side-Channel Analysis Loop PUF Defect modeling CPA Authentication

 

Documents avec texte intégral

215

Références bibliographiques

432

Open access

42 %

Collaborations